

ABSTRACT OF THE DISCLOSURE

A method of reducing the frequency of erasing steps of a flash memory is described. A linking method under a mother and a child block architecture for building a check area and a logic page of the child block in order to reduce the frequency of erasing
5 steps of the flash memory so that the service life of the flash memory can be extended and also the processing speed can be promoted.